I'm studying CPA side channel attacks. CPA stands for Correlation Power analysis and it can be used to break AES. I'm familiar with the process to crack AES on a microcontroller. I was just wondering what the differences are if you try to do this on an FPGA.

Would it take longer? Are the number of traces required different? Do you need different tools? What are the most important differences?

Thanks for your help!


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Browse other questions tagged or ask your own question.